Link
So with this and nanoroute, we can expect [M] reving up the core clocks and designing smaller dies that are cheaper to produce.
"Cadence understands the significance of VHDL as a widely-used language. Having access to Encounter RTL Compiler synthesis with VHDL allows our engineers to utilize world-class technology to increase our quality of silicon while improving our design time," said Dave Chiappini, ASIC project director for Matrox, a leading supplier of leading-edge graphics chips. "Graphics chips are typically large and complex. In our current evaluation of Encounter RTL Compiler, we were able to achieve up to 30 percent area savings on some designs, within four days of installing the tool."
Comment